

Thyristors

logic level

BT148W series

GENERAL DESCRIPTION

Glass passivated, sensitive gate thyristors in a plastic envelope suitable for surface mounting, intended for use in general purpose switching and phase control applications. These devices are intended to be interfaced directly to microcontrollers, logic integrated circuits and other low power gate trigger circuits.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	MAX.	MAX.	UNIT
V_{DRM} , V_{RRM}	BT148W- Repetitive peak off-state voltages	400R 400	500R 500	600R 600	V
$I_{T(AV)}$	Average on-state current	0.6	0.6	0.6	A
$I_{T(RMS)}$	RMS on-state current	1	1	1	A
I_{TSM}	Non-repetitive peak on-state current	10	10	10	A


PINNING - SOT223

PIN	DESCRIPTION
1	cathode
2	anode
3	gate
tab	anode

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DRM} , V_{RRM}	Repetitive peak off-state voltages		-	-400R 400 ¹	V
$I_{T(AV)}$	Average on-state current	half sine wave; $T_{sp} \leq 112^\circ\text{C}$	-	0.6	A
$I_{T(RMS)}$	RMS on-state current	all conduction angles	-	1	A
I_{TSM}	Non-repetitive peak on-state current	half sine wave; $T_j = 25^\circ\text{C}$ prior to surge	-		
I^2t	I^2t for fusing	$t = 10\text{ ms}$	-	10	A
dI_T/dt	Repetitive rate of rise of on-state current after triggering	$t = 8.3\text{ ms}$	-	11	A
I_{GM}	I^2t for fusing	$t = 10\text{ ms}$	-	0.5	A^2s
V_{GM}	Repetitive rate of rise of on-state current after triggering	$I_{TM} = 4\text{ A}; I_G = 200\text{ mA};$ $dI_G/dt = 200\text{ mA}/\mu\text{s}$	-	50	$\text{A}/\mu\text{s}$
V_{RGM}	Peak gate current		-	1	A
P_{GM}	Peak gate voltage		-	5	V
$P_{G(AV)}$	Peak reverse gate voltage		-	5	V
T_{stg}	Peak gate power		-	1.2	W
T_j	Average gate power	over any 20 ms period	-	0.12	W
	Storage temperature		-40	150	°C
	Operating junction temperature		-	125 ²	°C

¹ Although not recommended, off-state voltages up to 800V may be applied without damage, but the thyristor may switch to the on-state. The rate of rise of current should not exceed 15 A/ μs .

² Note: Operation above 110°C may require the use of a gate to cathode resistor of 1k Ω or less.

Thyristors

logic level

BT148W series

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th\ j-sp}$	Thermal resistance junction to solder point		-	-	15	K/W
$R_{th\ j-a}$	Thermal resistance junction to ambient	pcb mounted, minimum footprint pcb mounted, pad area as in fig:14	-	156 70	-	K/W K/W

STATIC CHARACTERISTICS $T_j = 25^\circ C$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{GT}	Gate trigger current	$V_D = 12 V; I_T = 0.1 A$	-	50	200	μA
I_L	Latching current	$V_D = 12 V; I_{GT} = 0.1 A$	-	0.17	10	mA
I_H	Holding current	$V_D = 12 V; I_{GT} = 0.1 A$	-	0.10	6	mA
V_T	On-state voltage	$I_T = 2 A$	-	1.3	1.5	V
V_{GT}	Gate trigger voltage	$V_D = 12 V; I_T = 0.1 A$ $V_R = V_{RRM(max)}; I_T = 0.1 A; T_j = 110^\circ C$	-	0.4	1.5	V
I_D, I_R	Off-state leakage current	$V_D = V_{DRM(max)}; V_R = V_{RRM(max)}; T_j = 125^\circ C$	0.1	0.2	-	mA
			-	0.1	0.5	mA







DYNAMIC CHARACTERISTICS $T_j = 25^\circ C$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
dV_D/dt	Critical rate of rise of off-state voltage	$V_{DM} = 67\% V_{DRM(max)}; T_j = 125^\circ C;$ exponential waveform; $R_{GK} = 100 \Omega$	-	50	-	$V/\mu s$
t_{gt}	Gate controlled turn-on time	$I_{TM} = 4 A; V_D = V_{DRM(max)}; I_G = 5 mA;$ $dI_G/dt = 0.2 A/\mu s$	-	2	-	μs
t_q	Circuit commutated turn-off time	$V_D = 67\% V_{DRM(max)}; T_j = 125^\circ C; I_{TM} = 2 A;$ $V_R = 35 V; dI_{TM}/dt = 30 A/\mu s;$ $dV_D/dt = 2 V/\mu s; R_{GK} = 1 k\Omega$	-	100	-	μs

Thyristors

logic level

BT148W series



Thyristors

logic level

BT148W series




Fig.7. Normalised gate trigger current
 $I_{GT}(T_j)/I_{GT}(25^\circ\text{C})$, versus junction temperature T_j .




Fig.10. Typical and maximum on-state characteristic.




Fig.8. Normalised latching current $I_L(T_j)/I_L(25^\circ\text{C})$, versus junction temperature T_j .




Fig.11. Transient thermal impedance $Z_{th\ j-sp}$, versus pulse width t_p .




Fig.9. Normalised holding current $I_H(T_j)/I_H(25^\circ\text{C})$, versus junction temperature T_j .




Fig.12. Typical, critical rate of rise of off-state voltage,
 dV_d/dt versus junction temperature T_j .


MOUNTING INSTRUCTIONS*Dimensions in mm.*

Fig.13. soldering pattern for surface mounting SOT223.


PRINTED CIRCUIT BOARD*Dimensions in mm.*

Fig.14. PCB for thermal resistance and power rating for SOT223.
PCB: FR4 epoxy glass (1.6 mm thick), copper laminate (35 μm thick).

MECHANICAL DATA*Dimensions in mm*

Net Mass: 0.11 g




Fig.15. SOT223 surface mounting package.

Notes

1. For further information, refer to Philips publication SC18 " SMD Footprint Design and Soldering Guidelines".
Order code: 9397 750 00505.
2. Epoxy meets UL94 V0 at 1/8".