



MOTOROLA


Octal Bus Transceivers With 3-State Outputs (Non-Inverting)

ELECTRICALLY TESTED PER:
MIL-M-38510/34803


The 54F245 contains eight non-inverting bidirectional buffers with 3-state outputs and is intended for bus-oriented applications. Current sinking capability is 20 mA at the A ports and 64 mA at the B ports. The Transmit/Receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports; Receive (active LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a high-Z condition.

- Non-Inverting Buffers
- Bidirectional Data Path
- B Outputs Sink 64 mA
- MOS Compatible

LOGIC DIAGRAM



AC TEST CIRCUIT



REFERENCE NOTES ON PAGE 4-120

Military 54F245



AVAILABLE AS:

- 1) JAN: JM38510/34803BXA
- 2) SMD: 8551101
- 3) 883: 54F245/BXAJC

X = CASE OUTLINE AS FOLLOWS:
PACKAGE: CERDIP: R
CERFLAT: S

LCC: 2

THE LETTER "M" APPEARS
BEFORE THE / ON LCC.

4

PIN ASSIGNMENTS

FUNCT.	DIL 732-03	FLATS 737-02	LCC 756A-02	BURN-IN (COND. A)
T/R	1	1	1	V _{CC}
A ₀	2	2	2	OPEN
A ₁	3	3	3	OPEN
A ₂	4	4	4	OPEN
A ₃	5	5	5	OPEN
A ₄	6	6	6	OPEN
A ₅	7	7	7	OPEN
A ₆	8	8	8	OPEN
A ₇	9	9	9	OPEN
GND	10	10	10	GND
B ₇	11	11	11	OPEN
B ₆	12	12	12	OPEN
B ₅	13	13	13	OPEN
B ₄	14	14	14	OPEN
B ₃	15	15	15	OPEN
B ₂	16	16	16	OPEN
B ₁	17	17	17	OPEN
B ₀	18	18	18	OPEN
\bar{OE}	19	19	19	V _{CC}
V _{CC}	20	20	20	V _{CC}

BURN-IN CONDITIONS:
 $V_{CC} = 5.0\text{ V MIN}/6.0\text{ V MAX}$

TRUTH TABLE

Inputs		Output
\bar{OE}	T/R	
L	L	Bus B Data to Bus A
L	H	Bus A Data to Bus B
H	X	High-Z State

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial


Table 1

Test Type	S1
t _{PLH}	open
t _{PHL}	open
t _{PZH}	open
t _{PZL}	closed
t _{PLZ}	closed

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



4

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES,
THREE-STATE OUTPUTS

NOTES:

1. V_{IN} = input pulse and has the following characteristics:
PRR = 1.0 MHz, t_r = t_f ≤ 2.5 ns.
2. C_L = 50 pF ± 10%, including scope probe, wiring and stray capacitance without package in test fixture.
3. Voltage measurements are to be made with respect to network ground terminal.
4. R₁ = R₂ = 500 Ω ± 5.0%.

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)		
	Static Parameters:	+ 25°C		+ 125°C		- 55°C					
		Subgroup 1		Subgroup 2		Subgroup 3					
		Min	Max	Min	Max	Min	Max				
V _{OH}	Logical "1" Output Voltage	2.4		2.4		2.4		V	V _{CC} = 4.5 V, I _{OH} = -3.0 mA, V _{IH} = 2.0 V (other inputs are open), T/R = 2.0 V, OE = 0.8 V.		
V _{OL}	Logical "0" Output Voltage		0.55		0.55		0.55	V	V _{CC} = 4.5 V, I _{OH} = 48 mA, V _{IL} = 0.8 V (other inputs are open), T/R = 2.0 V, OE = 0.8 V.		
V _{OH1}	Logical "1" Output Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V, I _{OH} = -12 mA, V _{IH} = 2.0 V (other inputs are open), T/R = 2.0 V, OE = 0.8 V.		
V _{OH2}	Logical "1" Output Voltage	2.5		2.5		2.5		V	V _{CC} = 4.5 V, I _{OL} = -1.0 mA, V _{IH} = 2.0 V (other inputs are open), T/R & OE = 0.8 V.		
V _{OL1}	Logical "0" Output Voltage		0.5		0.5		0.5	V	V _{CC} = 4.5 V, I _{OL} = 20 mA, V _{IL} = 0.8 V (other inputs are open), T/R & OE = 0.8 V.		
V _{IC}	Input Clamping Voltage		-1.2					V	V _{CC} = 4.5 V, I _{IN} = -18 mA, OE = 0 V, all other inputs are open, T/R = 5.5 V or 0 V.		
I _{IH1}	Logical "1" Input Current		20		20		20	µA	V _{CC} = 5.5 V, V _{IH} = 2.7 V, other inputs are open.		
I _{IH2}	Logical "1" Input Current		100		100		100	µA	V _{CC} = 5.5 V, V _{IH} = 7.0 V, other inputs are open.		
I _{IHH}	Logical "1" Input Current		1.0		1.0		1.0	mA	V _{CC} = 5.5 V, V _{IHH} = 5.5 V, T/R = 5.5 V or 0 V, other inputs are open, OE = 0 V.		
I _{IL1}	Logical "0" input Current	-0.04	-1.2	-0.04	-1.2	-0.04	-1.2	mA	V _{CC} = 5.5 V, OE = 0.5 V, T/R = 0 V, other inputs are open.		
I _{IL2}	Logical "0" Input Current	-0.04	-1.2	-0.04	-1.2	-0.04	-1.2	mA	V _{CC} = 5.5 V, T/R = 0.5 V, OE = 0 V, other inputs are open.		
I _{OSH}	Output Short Circuit Current B Side	-100	-325	-100	-325	-100	-325	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V (other inputs are open), V _{OUT} = 0 V, T/R = 5.5 V, OE = 0 V.		
I _{OSL}	Output Short Circuit Current A Side	-60	-150	-60	-150	-60	-150	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V (other inputs are open), V _{OUT} = 0 V, T/R = 0 V, OE = 0 V.		
I _{IOZH}	Output Off Current High		70		70		70	µA	V _{CC} = 5.5 V, V _{IL} = 0 V, V _{IH} = 5.5 V, OE = 2.0 V, T/R = 0 V or 5.5 V.		
I _{IOZL}	Output Off Current Low	-0.04	-1.2	-0.04	-1.2	-0.04	-1.2	mA	V _{CC} = 5.5 V, V _{IL} = 0.5 V, V _{IH} = 5.5 V, OE = 2.0 V, T/R = 5.5 V or 0 V.		
I _{CCH}	Power Supply Current		110		110		110	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V (all inputs), OE = 0 V, T/R = 5.5 V or 0 V.		
I _{CCL}	Power Supply Current		130		130		130	mA	V _{CC} = 5.5 V, V _{IN} = 0 V (all inputs), OE = 0 V, T/R = 5.5 V or 0 V.		
I _{CCZ}	Power Supply Current Off		143		143		143	mA	V _{CC} = 5.5 V, all inputs are open, OE = 5.5 V, T/R = 5.5 V or 0 V.		
V _{IH}	Logical "1" Input Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V.		
V _{IL}	Logical "0" Input Voltage		0.8		0.8		0.8	V	V _{CC} = 4.5 V.		

Symbol	Parameter	Limits				Unit	Test Condition (Unless Otherwise Specified)
	Functional Tests	+ 25°C	+ 125°C	- 55°C			per Truth Table with $V_{CC} = 4.5$ V, (Repeat at) , $V_{CC} = 5.5$ V, $V_{INL} = 0.5$ V, $V_{INH} = 2.4$ V.
		Subgroup 7	Subgroup 8A	Subgroup 8B			

4

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
	Switching Parameters:	+ 25°C		+ 125°C		- 55°C			
		Subgroup 9	Subgroup 10	Subgroup 11					
		Min	Max	Min	Max	Min	Max		
tPHL1	Propagation Delay /Data-Output Output High-Low	1.5	6.5	1.0	8.0	2.0	8.0	ns	$V_{CC} = 5.0$ V, $C_L = 50$ pF, $R_1 = R_2 = 500 \Omega$.
tPLH1	Propagation Delay /Data-Output Output Low-High	1.5	6.0	1.0	8.0	1.0	8.0	ns	$V_{CC} = 5.0$ V, $C_L = 50$ pF, $R_1 = R_2 = 500 \Omega$.
tPLH2	Propagation Delay /Data-Output Output Low-High	1.5	6.0	1.0	8.0	1.0	8.0	ns	$V_{CC} = 5.0$ V, $C_L = 50$ pF, $R_1 = R_2 = 500 \Omega$.
tPHL2	Propagation Delay /Data-Output Output High-Low	1.5	6.5	1.0	8.5	1.0	8.5	ns	$V_{CC} = 5.0$ V, $C_L = 50$ pF, $R_1 = R_2 = 500 \Omega$.
tPLZ1	Propagation Delay /Data-Output Output Low-High	2.0	6.5	2.0	10	2.0	10	ns	$V_{CC} = 5.0$ V, $C_L = 50$ pF, $R_1 = R_2 = 500 \Omega$.
tPLZ2	Propagation Delay /Data-Output	2.0	6.5	2.0	10	2.0	10	ns	$V_{CC} = 5.0$ V, $C_L = 50$ pF, $R_1 = R_2 = 500 \Omega$.
tPHZ1	Propagation Delay /Data-Output Output High-Low	2.0	6.5	2.0	9.0	2.0	9.0	ns	$V_{CC} = 5.0$ V, $C_L = 50$ pF, $R_1 = R_2 = 500 \Omega$.
tPHZ2	Propagation Delay /Data-Output	2.0	6.5	2.0	9.0	2.0	9.0	ns	$V_{CC} = 5.0$ V, $C_L = 50$ pF, $R_1 = R_2 = 500 \Omega$.
tPZL1	Propagation Delay /Data-Output Output Low-High	2.5	10	2.0	13	2.0	13	ns	$V_{CC} = 5.0$ V, $C_L = 50$ pF, $R_1 = R_2 = 500 \Omega$.
tPZL2	Propagation Delay /Data-Output	2.5	10	2.0	13	2.0	13	ns	$V_{CC} = 5.0$ V, $C_L = 50$ pF, $R_1 = R_2 = 500 \Omega$.
tPZH1	Propagation Delay /Data-Output Output Low-High	2.5	8.5	2.0	11	2.0	11	ns	$V_{CC} = 5.0$ V, $C_L = 50$ pF, $R_1 = R_2 = 500 \Omega$.
tPZH2	Propagation Delay /Data-Output	2.5	8.5	2.0	11	2.0	11	ns	$V_{CC} = 5.0$ V, $C_L = 50$ pF, $R_1 = R_2 = 500 \Omega$.